Rethinking Arithmetic for Deep Neural Networks by Constantinides, George A.
Rethinking Arithmetic for Deep Neural Networks
George A. Constantinides (g.constantinides@imperial.ac.uk)
April 2019
Abstract
We consider efficiency in deep neural networks. Hardware accelera-
tors are gaining interest as machine learning becomes one of the drivers
of high-performance computing. In these accelerators, the directed graph
describing a neural network can be implemented as a directed graph de-
scribing a Boolean circuit. We make this observation precise, leading
naturally to an understanding of practical neural networks as discrete
functions, and show that so-called binarised neural networks are func-
tionally complete. In general, our results suggest that it is valuable to
consider Boolean circuits as neural networks, leading to the question of
which circuit topologies are promising. We argue that continuity is cen-
tral to generalisation in learning, explore the interaction between data
coding, network topology, and node functionality for continuity, and pose
some open questions for future research. As a first step to bridging the
gap between continuous and Boolean views of neural network accelerators,
we present some recent results from our work on LUTNet, a novel Field-
Programmable Gate Array inference approach. Finally, we conclude with
additional possible fruitful avenues for research bridging the continuous
and discrete views of neural networks.
Notation
R denotes the reals, and B = {⊥,>} the set of Boolean truth values, where ⊥
denotes false and > denotes true. ReLU : R→ R is used to denote the rectified
linear unit function x 7→ max(0, x). σ : R → R denotes the sigmoid function
x 7→ 21+exp(−x) − 1. We denote function composition by ◦. BK denotes the set
of all functions from BK to B. The set of integers is denoted by Z, and the
set of integers bounded in absolute value n by Zn = {i ∈ Z| − n ≤ i ≤ n}.
The following Boolean connectives are used: ¬ denotes negation, ∧ denotes
conjunction, ∨ denotes disjunction, and ⊕ denotes exclusive or (XOR).
1 Introduction
This paper considers the development of deep neural networks in the supervised
learning setting [1]. Inspired by the recent rise of interest in specialised hard-
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ware accelerators for deep neural networks [2], we shall take a fresh look at the
question of suitable network topologies and basic node functionalities for such
accelerators.
We shall begin by defining the supervised learning problem. Let X denote
the set of possible inputs to a machine learning inference function, and Y denote
the set of possible outputs. Imagine that we have an oracle function r : X →
Y, mapping every possible input to the corresponding ideal output y = r(x).
Generally, we will be interested in inference via a family of parametrically-
defined functions f(p;x), with parameters drawn from some set P. We will often
write fp(x) when we wish to consider the case where the parameter value p has
been fixed. These functions will not, in general, produce the ideal output for all
possible inputs, and therefore we need to consider some notion of inaccuracy,
or ‘loss’, `, which measures the difference between the ideal output and the
actually computed output as `(fp(x), r(x)). For simplicity, we assume in this
article that ` is a metric [3] defined on Y. We are generally interested in average-
case behaviour of these parametric functions ‘in the wild’, on any data that may
frequently appear as input in real usage. Lifting the metric on Y to the following
metric defined on functions X→ Y,
m(f, f ′) = E {`(f, f ′)} , (1)
where the expectation is over the input space, we can then pose the question of
supervised training as the following optimisation problem of selecting parame-
ters to minimize distance to an oracle function:
argmin
p∈P
m(fp, r) (2)
There are some practical problems, however. Firstly, it is unlikely that we
have access to or knowledge of the distribution of X or to an oracle function r,
except through a finite set of samples, known as the training set. Secondly, as
Scheinberg notes [4], the loss function ` desired in practice (e.g. an indicator
function) may give rise to a computationally intractable optimisation problem.
As a result, it is common to aim instead to solve the training problem,
p∗ = argmin
p∈P
1
n
n∑
i=1
`′(fp(xi), yi) (3)
where (xi, yi) are the training data – inputs for which the ideal output is known
– and `′ is some smooth loss function.
The actual accuracy of the resulting function fp∗ , can then be evaluated on
some other set of data (x′i, y
′
i)– the test data, as a proxy for m(fp∗ , r), to obtain
the test error:
1
n′
n′∑
i=1
`(fp∗(x
′
i), y
′
i) (4)
2
It turns out that this setting therefore imposes particular restrictions on the
family of parameterised functions f , because we wish p∗ – which was selected
based only on the training data – to also work well for the test data, as well as
ensuring several other properties to be discussed. This fundamental problem:
the design of families of parameterised functions for this purpose, is the key
subject of study of this paper. In particular, we address here the case where
the functions fp map from one finite set to another, which is always the practi-
cal setting in a finite-precision computer. By considering the discrete problem
explicitly, several new insights are developed, which may be of value to those
researching highly-efficient machine inference.
The structure of this paper is as follows:
Section 2 introduces a model of computation as operations defined by a typed
graph. We use this model to develop a deeper understanding of the computa-
tion of inference functions in deep neural networks, discussing suitable choices
for such functions. The model also lets us reason about their approximation
by discrete functions, and hence the potential for hardware implementations
of such computations. In Section 3, we present an abstract view of the typical
digital design process for hardware accelerators of numerical functions. We then
show that a known family of extremely quantised neural networks is functionally
complete. This result runs counter to standard thinking in hardware-accelerated
neural networks, and we shall consider the reason for this apparent contradic-
tion. Section 4 revisits the question of appropriate inference functions from
Section 2, but now in the discrete setting. We argue for a trinity of topology,
node functionality and metrics as interacting to determine efficient inference
computation, and pose some open questions regarding the extent to which these
factors can be decoupled. In Section 5, we consider an approach for efficient
FPGA inference, known as LUTNet, recently published by my research group as
an example of initial work bridging the continuous and discrete setting. Finally,
Section 6 draws conclusions and points to several fruitful avenues for further
research.
2 Networks and Inference Functions
A Graphical Approach
A graphical approach is universally used to describe – formally or informally
– the computations performed by deep neural networks. In this section we shall
develop a slightly unorthodox but very general formalism, which will be of use
throughout the paper. Our aim here is to distinguish the syntactic description of
neural networks as graphs from the semantic interpretation as functions. This
distinction will be important because the transformations applied to develop a
realisation of a neural network as a program or a piece of digital hardware are
primarily based on the syntactic representation.
Definition 2.1. An edge e is simply a unique label, together with a set such
as R or F, which can be interpreted as the type of data carried by the edge in
a network.
3
xy
w1
w2
w1x+ w2y ReLU
c d
Figure 1: A simple network consisting of two vertices. One vertex has two
parameters and two activation inputs and has function (w1, w2;x, y) 7→ w1x +
w2y. The other vertex has no parameters and one activation input and has
function c 7→ ReLU(c).
Example 2.1. In Fig. 1, x, y, w1, w2, c and d are all edges, which we will take
to be of real type.
Definition 2.2. A vertex v is a tuple v = (param, in,out, func) of ordered
lists of edges param, in and out, together with a function func from the
Cartesian product of the sets defined by param and in to that of those defined
by out.
Example 2.2. In Fig. 1, there is a vertex ((w1, w2), (x, y), c, (w1, w2;x, y) 7→
w1x+ w2y).
The purpose of distinguishing param from in is to identify those values
(parameters) that are intended to be determined once, offline, versus those
values (activations) that are intended to be change each time the graph is used
in inference – we use a semicolon to separate parameters from activations, for
readability purposes. In this example, w1 and w2 are parameters, commonly
called weights, while x and y are not. There is one other vertex ((), c, d,ReLU)
shown in the figure; this vertex has an empty parameter list.
Definition 2.3. A network N is a pair N = (V,priout) of vertices together
with a distinguished set of edges priout such that:
• No edge appearing in the param list of any vertex also appears in the
out list of any vertex.
• No edge appears in the out list of more than one vertex.
• All edges in priout appear in the list out list of exactly one vertex.
We will refer to parameters of the network to mean the list of all edges
appearing in the param list of any vertex; inputs to the network to mean the
list of all edges appearing in the in list of some vertex but not in the out list of
any vertex; and outputs of the network to be the set priout. We will often refer
to the ‘leaf functions’ of a network, meaning the collection of functions func of
all the vertices in the network.
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Example 2.3. The network shown in Fig. 1 consists of the two vertices pre-
viously described, together with a set of primary outputs. One possibility for
such a set is priout = {d}, but there are other choices, depending on which
edges are required to be observable at the network output. The parameters of
this network are w1 and w2, and the inputs to the network are x and y.
Definition 2.4. We say that a network N implements a function JNK defined
through the natural function composition of the individual vertex functions,
i.e. JNK is a function from the Cartesian products of parameters and inputs
of the network to the Cartesian product of the outputs of the network, defined
inductively, with vertex functions as the leaf functions.
Example 2.4. For the network N shown in Fig. 1, JNK = (w1, w2;x, y) 7→
ReLU(w1x+ w2y).
For simplicity, we will consider computations corresponding to acyclic net-
works – including the very significant class of Convolutional Neural Networks [5]
– however the formalism can easily be extended to cyclic networks (e.g. LSTMs [6])
by lifting computation over the types illustrated above to computations over
streams of those types [7]. This generalisation does not affect the following
material. Equally, it is trivial to make networks hierarchical by generalising
functions computed to also allow sub-networks, but this will not be required in
the sequel.
Functions for Inference
What kind of functions f = JNK form good candidates for machine learning?
And what basic functionality should be implemented by nodes in a network N
for this purpose? In practical terms, for deep learning today, the most common
node functions are inner products, ReLU, sigmoid, and softmax [1]. However,
it is worth considering the various factors that determine this choice now, and
in the future. Informally, functions should:
¶ Generalise well: once the parameter p is selected based on training data,
fp(x) should also tend to perform well over unseen test data.
· Be cheap to compute: the cost (speed, energy) of evaluating the function
at inference time should be low.
¸ Be sufficiently general / expressive: the functions should be capable of
approximating a wide variety of oracle functions r.
¹ Be easy to learn: optimisation algorithms used to address the training
problem described in Section 1 should be both cheap to execute and also
rarely give rise to values of parameter that are grossly suboptimal with
respect to the training set.
Strang [8] argues that continuous piecewise linear (CPL) functions have
tended to perform well, explaining the importance of inner product and ReLU
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functions in today’s networks, as CPL functions are precisely those that are im-
plemented by networks with these vertices. Strang argues that continuity is key
to generalisation, which intuitively makes sense: if an untrained input is very
close to a trained one, it seems reasonable to expect the corresponding outputs
of the network to be very close in turn.
To make this intuition precise requires us to equip the input and output
sets with metrics, d and e, respectively, allowing us to define what it means for
inputs and outputs to be ‘close’. We can then consider the inference function
fp as a function from an input metric space (X, d) to an output metric space
(Y, e). We have a choice of options to define continuity; we shall use Lipschitz
continuity [3], for reasons that will become apparent in the next section.
Definition 2.5. Suppose f : X→ Y, where X is equipped with a metric d and
Y is equipped with a metric e. Let k ∈ R. The function f is k-Lipschitz if for
all a, b ∈ X, e(f(a), f(b)) ≤ kd(a, b).
Definition 2.6. A function f is Lipschitz if it is k-Lipschitz for some k.
Example 2.5. For computation over Rn with metrics determined by a suitable
norm in that space, the ReLU function is Lipschitz and inner products are Lip-
schitz, and thus by composition, networks constructed from these two functions
are Lipschitz [3] and therefore good candidate for generalising beyond training
data.
Whether inner products and ReLU functions are cheap to compute (Prop-
erty ·) depends upon our model of computation; in the abstract Blum-Shub-
Smale model for real computation, this is certainly the case [9]. It is now well-
known that a wide variety of neural networks, including those implementing
CPL functions are universal approximators, and hence sufficiently general [10]
(Property ¸). This leaves the question of whether such functions are ‘easy to
learn’ (Property ¹). This is still an active area of research, however theoreti-
cal insights such as [11] combined with practical experience suggest that this is
indeed the case.
So while CPL functions over the reals appear to be very promising, practical
computers do not compute over the reals. In practice, finite precision datatypes
are (almost) always used to approximate computation over the reals, and the
picture of appropriate inference functions has the potential to change consider-
ably in this setting. We examine this question in this next section.
3 Discrete Inference
We shall refer to a network where the types of all activations are R as a real
network, where the types of all activations are F ⊂ R for finite F as a finite-
precision network, and where the types of all activations are B as a Boolean
network. Boolean networks correspond exactly to combinational digital circuits,
and so hold a special place from an implementation perspective.
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Figure 2 illustrates the standard digital design process for development of a
Boolean network approximating a given real network G1. The first step is that
of quantisation. Here, real data types associated with edges in G1 are replaced
by finite precision data types F. Typical examples are single-precision IEEE
floating point arithmetic [12] as well as various fixed-point arithmetics. Conse-
quently, the functions func performed by each node in the network must also
be quantised, hence it is common to require G1’s node functions to be drawn
from a basic set of operators for which this function quantisation process can be
performed automatically or is defined by some standard as, e.g. {∗,−,+, /} are
for IEEE floating-point arithmetic. The quantisation process induces a change
in function: ιm1 ◦ JG2K 6= JG1K ◦ ιn1 in general, and so has been the subject of a
considerable amount of work in the DNN literature, with modern machine infer-
ence architectures often offering choices of precision that trade performance for
accuracy of computation [2], e.g. [13]. The main distinguishing features of this
setting compared to classical finite precision quantisation results [14] are due
to the metric m introduced in Section 1: both its inherently stochastic nature
and distance to an oracle r rather than distance to the underlying real function
being the primary concern, i.e. the ideal quantisation is one that by selecting
p˜ minimises m(JG2Kp˜, r) rather than m(JG2Kp˜, JG1Kp). In practice, however, it
is typical to initially select the each element of the quantised parameter inde-
pendently, effectively relying on repeated application of the triangle inequality
applied syntactically to the graph to ensure m(JG2Kp˜, JG1Kp) remains small, fur-
ther relying on the triangle inequality property of m to ensure the distance to
the oracle does not grow considerably. Sometimes this initial choice is refined
through a process known as re-training [2].
The second step of the process is to convert the finite-precision network
to a Boolean network for implementation. This process is fully automated in
modern digital design tools. Firstly, each vertex in the finite-precision graph
is replaced by a Boolean network defined for that particular node’s function,
for a pre-defined encoding of the elements of F into elements of Bk, e.g. the
IEEE floating-point storage standard [12] which encodes each single-precision
floating point number as a k = 32-bit vector of Boolean values; this part of the
process is known in digital design as ‘core generation’. Secondly, logic synthesis
tools [15] are applied to rewrite the graph to reduce its implementation cost as a
circuit. The result of this process is a Boolean network G3 which can be directly
implemented as a digital logic circuit. The computation implemented by G3
corresponds exactly to that implemented by G2 in the sense that φo ◦ JG3K|X =JG2K ◦ φi, where |X denotes the restriction of the function to the domain of φi,
i.e. the middle section of the diagram commutes.
It can therefore be seen that in a standard digital design process, the only
part of the process where an approximation is induced (the upper section of
Fig. 2) is not associated with topological changes to the network, while the only
part of the process where topological changes are induced (the middle section
of Fig. 2) is not associated with approximation. This observation will be of
importance in the sequel.
The abstract process described in Fig. 2 is illustrated for a concrete example
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Rn Rm
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X Y
Bkn Bkm
JG1K
JG2Kι
n
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m
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JG3K|X
' φi
ιkn2
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ιkm2
JG3K
	
Figure 2: An abstract view of a typical digital design process. Inclusion maps are
indicated by ↪→ and isomorphisms by '. Starting from a specification graph G1,
the designer constructs a network G2 operating on finite-precision datatypes,
typically fixed or floating point, as described in the text. A ‘synthesis tool’ then
automatically creates a Boolean network G3, known as a ‘netlist’. The netlist
implements the function JG2K in the sense that JG3K◦ιkn2 ◦φ−1i = ιkm2 ◦φ−1o ◦JG2K.
Here we distinguish X and Y from Bkn and Bkm because the inclusions are
often not surjective, giving rise to the well-studied problem of ‘Boolean don’t-
cares’ [15]. The lower two sections of this diagram therefore commute, while the
top section ‘approximately commutes’.
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in Figure 3. The small inset figure corresponds to the topology of G1, the
original specification graph, where each vertex is associated with a function
R2×R2 → R given by (w1, w2;x1, x2) 7→ ReLU(w1x1+w2x2). Fixing w1 and w2
to specific values, quantising the computation to a 4-bit fixed-point arithmetic,
and synthesising the result produces the large main figure, corresponding to
G3, where each vertex is associated with a 1- or 2-input Boolean function.
Clearly there are some key differences between these networks apart from their
datatypes: G3 has an irregular structure compared to G1 and has clusters of
tightly interconnected ‘neighbourhoods’, roughly corresponding to the Boolean
networks introduced for each fixed-point arithmetic function in G2. However,
by maintaining the entire design process within the same graph formalism, we
can also exploit the similarities: both are directed graphs operating on typed
data, with nodes which can be considered as parametric functions - for the real
network the parametric functions are dot products with parameters given by
weights, for the Boolean network they are Boolean functions with the parameter
indicating which function from B1 or B2 has been selected by the logic synthesis
tool.
Binarised Neural Networks
Driven by the desire to reduce energy consumption and improve perfor-
mance as much as possible, an extreme form of fixed-point arithmetic has been
used in so-called binarised neural networks (BNNs) [18]. In these neural net-
works, both the weights and the activation signals are constrained to be drawn
from {−1,+1}, resulting in extremely efficient implementations [19]. A clas-
sical function f : Rn+1 × Rn → R given by (w, c;x) 7→ σ(wTx + c) imple-
mented by component of a deep-neural network, is aggressively quantised to
bnn : {−1,+1}n × Zn × {−1,+1}n → {−1,+1} given by (w, c;x) 7→ +1 for
wTx ≥ c, and (w, c;x) 7→ −1 otherwise. The key to the implementation effi-
ciency of such functions comes from the near-elimination of hardware-expensive
multiplication operations: multiplication in a vector scalar product is reduced
to a Boolean exclusive (XNOR) function. Meanwhile, the addition in the scalar
product is reduced to calculation of Hamming weight (population count), which
admits efficient implementations [20].
Although BNNs have received a lot of attention, the general view in the
implementation community is that neural networks constructed in this way are
not universally able to implement as good quality classification on complex data
sets compared to more precise data representations. This observation has led to
manufacturers including configurable finite-precision datapaths typically down
to 4-bit [13] or 8-bit [21]. It is instructive to pursue an alternative view, which
we shall now develop.
Definition 3.1. A set {f1, . . . , fn} of Boolean functions is functionally com-
plete if every Boolean function f can be obtained as a finite composition of
these functions[22].
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Figure 3: A Boolean network (main figure) corresponding to a real network
(embedded figure). In the real network, nodes with inedges all correspond to a
function R2 → R given by (x1, x2) 7→ ReLU(w1x1 + w2x2) for some – possibly
distinct – parameter w. In the Boolean network, nodes correspond to simple
logic functions from B1 or B2 produced by a synthesis tool [16], implement-
ing a 4-bit fixed-point quantisation of the real network. Tightly interconnected
regions can be seen, corresponding to the Boolean implementation of individ-
ual arithmetic operations. Rendering of both graphs is via Gephi [17], with
colouring by ‘community’.
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Through an appropriate pair of encodings ϕ1 : D → Bn, and ϕ2 : Bm → E,
it therefore follows that any function between finite sets f : D → E can be
implemented by a Boolean network using a functionally complete set of Boolean
functions at its vertices, similarly to Fig. 2, i.e. f = ϕ2 ◦ JGK ◦ ϕ1 for some
Boolean network G.
Theorem. The set of node functions in a Boolean implementation of Binarized
Neural Networks is functionally complete.
Proof. We shall use the bijection φ : B → {−1,+1} defined by ⊥ 7→ −1, > 7→
+1. Clote and Kranakis [22] provide necessary and sufficient conditions for a
set of Boolean functions to be functionally complete; one well-known such set
is {∧,∨,¬}, together with the constants ⊥ and >. The equivalences below can
easily be shown through enumeration:
x ∧ y ⇔ φ−1 ◦ bnn(+1,+1),+2 (φ(x), φ(y))
x ∨ y ⇔ φ−1 ◦ bnn(+1,+1),0 (φ(x), φ(y))
¬x⇔ φ−1 ◦ bnn(−1),+1 (φ(x))
(5)
Note that it is therefore always possible to construct a real-valued DNN
which, when quantised to produce a BNN, implements any Boolean function,
including those Boolean functions that would have been derived via traditional
design techniques (Fig. 2) using any finite-precision datatype F, i.e. BNNs easily
satisfy our Property ¸. The theorem therefore challenges received wisdom that
binarised neural networks are not always able to produce the required accuracy
on a classification task. So why this apparent discrepancy in practice? The
issue is not with the computational generality of BNNs, but rather with the
traditional design technique, which is unable to adapt the topology of the network
to the requirements of the underlying datatype.
Corollary. Accuracy-optimal network topology depends on finite-precision datatype.
This corollary leads to a conjecture on future design methods for efficient
neural networks, which generalises some empirical observations, e.g. that reduc-
ing precision can be compensated by increasing network depth [23] or width [24].
Today, digital circuits are universally implemented using CMOS technology [25],
whether in a microprocessor or a custom circuit design. CMOS circuits form
extremely efficient implementations of nonlinear operations with a single output
bit. This contrasts sharply with the standard nodes of real-valued DNNs, the
inner product and the ReLU, which are piecewise linear but arbitrarily precise.
The usual approach to this dichotomy is to use wide enough finite-precision
datatypes to make the hardware emulate the real-valued model: but at what
cost?
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Conjecture. Future efficient neural network topologies will be driven by both
the topology of the data and by the nature of the discrete representation of the
activations. The current separation between approximation (without topological
changes) and topological changes (without approximation) will not survive the
drive for efficient computation.
4 Boolean Networks for Lipschitz Functions
Since we have demonstrated the link between topology and data representation
in deep neural networks, a natural question arises: which topologies may form
good choices for learning Boolean functions? Perhaps one may even remove the
F level of abstraction in Fig. 2, which would then become equivalent to learning
the arithmetic.
In Section 2, we discussed the properties of inference functions in a continu-
ous setting; we shall now extend this discussion to Boolean networks. The aim
of this section is to focus on Property ¶: how can we develop Boolean networks
exhibiting good generalisation?
We explained, following Strang, the centrality of continuity to generalisation
in Section 2. The advantage of working with Lipschitz continuity is that we
can directly transfer this idea to the Boolean setting. Here, every function
f : (Bn, d) → (Bm, e) is Lipschitz, since we may take the Lipschitz constant
k = max(a,b)∈Bm×Bm(e(a)−e(b)), so it is not meaningful to talk about continuity
in absolute terms, but rather about the value of the Lipschitz constant. We shall
therefore study the question which Boolean networks give rise to k-Lipschitz
functions? The intuition here is that the lower the Lipchitz constant, the better
the function meets the desirable property that small input perturbations cause
at most small output perturbations.
It is instructive to consider the most basic typical arithmetic circuit, known
as a ripple-carry adder, shown in Fig. 4[26]. Each leaf node implements a
Boolean function known as a full adder: fa : (a, b, ci) 7→ (a ⊕ b ⊕ c, a ∧ b ∨
ci ∧ (a ∨ b)), where ⊕ denotes Boolean XOR. Let us consider this network as
implementing a function f : Bn × Bn × B→ Bn+1. Let us define ϕ : B→ {0, 1}
as ⊥ 7→ 0, > 7→ 1, and wk : Bk → Z as the function mapping vectors of Boolean
values to the number they represent in a standard binary integer encoding:
wk(x) =
k−1∑
i=0
ϕ(xi)2
i. (6)
The Boolean network is referred to as an adder because + ◦ (wn, wn, ϕ) =
wn+1◦f , where + denotes standard integer addition. In the formalism of Fig. 2,
φ = (wn, wn), φ
′ = wn+1.
Let us equip the input and output spaces with suitable metrics, e.g. the
1-norm of the difference in their word-level representation:
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(a) An n-bit adder network.
a0
f0
s0
a1
f1
s1
c
q
(b) Reversing ‘carry’ direc-
tion.
Figure 4: Lipschitz properties and network topology.
d((a, b, c), (a′, b′, c′)) = |wn(a)− wn(a′)|+ |wn(b)− wn(b′)|+ |ϕ(c)− ϕ(c′)|
e((c, s), (c′, s′)) =
∣∣wn+1(c, sn−1, . . . , s0)− wn+1(c′, s′n−1, . . . , s0)∣∣
(7)
Lemma. The function f : (Bn × Bn × B, d) → (Bn+1, e) implemented by a
ripple-carry adder is 1-Lipschitz for any n.
Proof.
e((cn, s), (c
′
n, s
′)) =
∣∣wn+1(cn, sn−1, . . . , s0)− wn+1(c′n, s′n−1, . . . , s0)∣∣
= |wn(a)− wn(a′) + wn(b)− wn(b′) + ϕ(c0)− ϕ(c′0)|
≤ d((a, b, c0), (a′, b′, c′0))
(8)
How does this 1-Lipschitz property arise? Note that from the topology of the
network alone, we cannot conclude anything useful about the minimal Lipschitz
constant of the function implemented; replacing the function of the leaf nodes
with an alternative function (a, b, c) 7→ (⊥, c) results in a minimal Lipschitz
constant of 2n rather than 1. Changing the metrics – equivalent in this case
to encoding the input or output with a different number system – could equally
impact on the Lipschitz properties. Finally, a different network topology based
on the same full-adder leaf nodes could clearly lead to a different minimal Lip-
schitz constant. Thus the minimal Lipschitz constant exhibited by a function
implemented by a network will generally depend on three things: the topology of
the network, the leaf-node functionality, and the encoding / metrics associated
with the inputs and outputs of the network. Even if we assume the latter to
be fixed, the interaction between the former two features is not ideal if we wish
to learn the functionality of nodes in the network: local decisions on Boolean
functionality can potentially have global impact on generalisation behaviour of
a network.
Learning from the n-bit adder example, one natural approach to generating
functions with low Lipschitz constant appears to be to reverse the direction of
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the ‘carry’ edges ci. If these edges are reversed, then no path exists between
ai, bi, ci and sj or cj for any j > i, meaning that changes in low-significance
input bits cannot impact high-significance output bits. This topology is also ap-
pealing because it corresponds directly to most-significant-digit-first arithmetic,
a universal approach to computation pioneered by Ercegovac [27] in the 1970s
for computer arithmetic: through a suitable change in the encoding wk, this
topology can be utilised to implement all the basic arithmetic operators [28].
However, such a topology does not guarantee a particular Lipchitz constant,
because small changes in the input metric can still correspond to large changes
in the most-significant-digit: in standard binary encoding, one sees this for
example with the transition 011111 → 100000, a change of one but with a
most-significant-digit bit flip. To avoid this issue, one must either change the
encoding of the network inputs and outputs or place restrictions on the Boolean
functionality of the nodes. The former approach – selecting an optimal encoding
of the input space as Booleans – is an open problem. Solutions could poten-
tially draw deeply from the area of combinatorial Gray codes [29], i.e. methods
for generating combinatorial objects (such inputs of a discrete-valued neural
network, drawn from X), so that successive objects differ by a small degree. As
noted by Savage [29], Gray codes are not preserved under bijection, and it is
exactly this property that could suggest implementation-appropriate coding.
Open Problem 1. For future deep neural networks, what input and output
codings are commensurate with the properties of good inference functions iden-
tified in Section 2, and how do they depend on the input probability space and
oracle function?
The author performed the following simple experiment to investigate the lat-
ter approach, i.e. restricting Boolean functionality to ensure a certain Lipschitz
constant for fixed topology and metrics. Consider the simple topology shown
in Fig. 4(b) with associated metrics d((c, a1, a0), (c
′, a′1, a
′
0)) = |w3(c, a1, a0) −
w3(c
′, a′1, a
′
0)| and e((s1, s0, q), (s′1, s′0, q′)) = |w3(s1, s0, q)−w3(s1, s0, q′)|. There
are (24×24)2 choices for the Boolean functionality of (f1, f0). If we assume that
neither constant functions nor those in B1 are of interest, then there are 100
choices for each of f1 and f0. A complete enumeration identifies 376 pairs of
Boolean functions f1, f0 for which the network implements a 2-Lipschitz func-
tion. One may go further and ask whether we can identify a set of choices for
the function of f1 and the function of f0 such that we may arbitrarily choose
functions from these two sets while maintaining the 2-Lipschitz property, effec-
tively decoupling the choice of leaf functionality from topology. We shall refer to
such sets as a ‘functional decoupling’ for given topology, value of k, and metrics.
Definition 4.1. Given a network N with enumerated vertices ni, implementing
a k-Lipschitz function JNK : (X, d)→ (Y, e), a functional decoupling is a tuple
of sets Si such that for every vertex, funci may be replaced by any element of
Si independently, while maintaining the k-Lipschitz property.
Consider a bipartite graph with node set N1 ∪ N0, where N1 is in one-to-
one correspondence with the set of choices for function f1 and N0 similarly for
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function f0, and in which edges {n1, n0} correspond to the pairs of functions
resulting in a network implementing a 2-Lipschitz function. A biclique [30] of
this graph corresponds to a decoupled set. Using the algorithm of Gillis and
Gilneur [31] reveals such a biclique of size (6, 10) for this topology1, i.e. any
combination of these choices of node function results in a 2-Lipchitz network
function.
Open Problem 2. Given metrics on input and output, a Lipschitz constant
k, and a network topology, is there a useful characterisation of exactly which
functions can be implemented by a network with this topology using only leaf
functions drawn from functional decouplings?
The significance of this problem is that it would help us to characterise the
extent to which it is useful to consider promising network topologies separately
from node functions.
5 The Discrete-Continuous Divide: Preliminary
Work
One of today’s most promising platforms for practical realisation of very high
performance deep neural networks today is the Field-Programmable Gate Array
(FPGA) [32]. These architectures provide an interesting case study for exploring
some of the ideas presented in this paper, because there is a natural choice for
the set of leaf functions implemented in a network: the set BK [22] of K-
input Boolean functions, where K is a device-specific parameter. This is a
natural choice because the underlying architecture is actually built of small
physical Boolean lookup tables, each programmable to implement any one of
the functions in BK , together with programmable interconnect able to connect
these lookup tables in an effectively arbitrary topology (K = 6 is common).
Wang et al. [33] have recently begun to explore the potential for making
use of the additional flexibility provided by these lookup tables. In this initial
work – which we call LUTNet – we begin by taking a reasonably traditional
approach, following [34]: some standard DNN benchmarks from the literature
are quantised to use single-bit weights from {−1,+1}, and retrained to improve
classification accuracy. In the resulting network, many of the vertices have func-
tion (w;x) 7→ wTx, the standard inner product common in DNNs. We observe
that such computation is inefficient, because the basic lookup tables are not
being used to their full potential: in the extreme, we have hardware capable
of implementing any function from B6 used solely to implement 2-input XNOR
gates. We therefore modify the network in the following way. Firstly, we replace
the vertex functions {−1,+1} × {−1,+1} → {−1,+1} given by (w;x) 7→ wTx
by the strictly more general class of functions B2K × {−1,+1}K → {−1,+1}
consisting of all functions (isomorphic to) BK , where the parameter selects the
particular function. To make use of the additional support of these functions (K
1Code at: https://github.com/constantinides/rethinking
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Figure 5: Area-accuracy tradeoff for pruned ReBNet [34] ( ), 2-LUTNet ( ), 4-
LUTNet ( ) and 6-LUTNet ( ) with the CNV network and CIFAR-10 dataset.
Each point is representative of a distinct pruning threshold. The dashed line
shows the baseline accuracy for unpruned ReBNet.
two-valued activations rather than just one), we heuristically allocate the addi-
tional inputs to connect to other nodes in the network with low values of weight
before quantisation. After initially setting the new functions to reproduce the
original, i.e. selecting the parameters from B2K to be precisely those regener-
ating the function (w;x) 7→ wTx, we then retrain the network using standard
Stochastic Gradient Descent (SGD) methods. Finally, we simplify the network
topology through a standard ‘pruning’ technique [35]. The intuition of this pro-
cess is that the nonlinear generality of the class BK may compensate for the
pruning, resulting in a higher accuracy for a given number of Boolean network
nodes. This is indeed what we observe (Fig. 5). Using SGD in this discrete
setting requires a lifting to a continuous interpolation, as described in detail
in [33]. This is one way direction in which to cross the discrete-continuous di-
vide; some possible approaches to crossing in the opposite direction are explored
in Section 6.
6 Future Directions
It is the central thesis of this paper that there is much to learn by viewing
neural networks and digital circuits as two embodiments of typed operations on
graphs.
The topic of determining a good neural network topology is still in its in-
fancy [1]. We have shown that there are additional dimensions to this problem:
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finite-precision data representation and the metrics determining ‘closeness’ of
input and output also have a direct impact on efficient network topologies.
Coupling these two concerns would seem to be a significant avenue for fruitful
research in deep learning.
While the literature on learning appropriate parameters for predefined neural
network topologies has developed rapidly in recent years [1], systematic algorith-
mic approaches to learn neural network topologies from data are only recently
appearing [36] and the underlying theory is limited. This mirrors the situation
in automated synthesis of digital circuits before the 1990s: the automated syn-
thesis of logic circuits consisting of two layers (one of AND gates with optional
input inversion, followed by one of OR gates) had been understood theoreti-
cally [37] and practically [38] before the 1990s, but only during that decade did
the technology to optimise multi-level (’deep’) Boolean networks emerge [15].
There may be considerable scope for crossover between the electronic design
automation community and the deep learning community based on this work.
Recently, there has been a resurgence of interest in the problem of exact (i.e. op-
timal) logic synthesis [39], which – albeit it in a different setting – also needs to
simultaneously explore topology and node functionality, and is stymied by the
resulting computational complexity. This suggests a possible avenue for future
development is to lift the progress being made in this area to richer data types.
The k-Lipschitz property used in this paper is a global property, yet it may
seem more natural to consider local properties. Extending the approach to
networks that implement some form of locally k-Lipschitz functions with high
probability, when the input is viewed as a random variable, may be a fruitful
way forward.
The path seems open to investigate a variety of coding techniques for network
inputs and outputs that give rise to desirable properties regarding generalisation
as well as efficiency of implementation. In a different context, Dietterich and
Bakiri consider distributed output coding for classification [40], and it may be
the case that coding theory and combinatorial enumeration approaches [29] have
the potential to shed significant light on the key elements of an efficient inference
function discussed in this article.
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